A circuit-level second breakdown model has been developed for use with the circuit analysis code SPICE. This model uses a dependent subcircuit to perform diagnostic and controlling functions. A hitherto unencountered scheme for modeling avalanche breakdown is presented as an integral part of the second breakdown model, although it may be used independently. The complete model is implemented by means of external, circuit-level augmentations to the library bipolar transistor model contained within SPICE. The ability of the model to emulate second breakdown is demonstrated by a comparison between empirical and simulated results.
Introductiqn
Semiconductor devices are often driven into operating regions in which conventional models representing normal regions of operation are inadequate. This may occur when the device is operated in an electromagnetic pulse environment, in which case the circuit may encounter large induced voltages and consequent currents. Alternatively, high levels of drive stress may produce similar results. The primary objective of this work was to obtain an improved bipolar transistor (BJT) model, suitable for modeling o r predicting the behavior of circuits under large signal, high stress conditions. This work has concentrated on accurately obtaining the response of a circuit to a high input stress, using the simulation program SPICE. SPICE automatically constructs equivalent circuits to model the active elements; the circuit used for BJTs is based on the Ebers-Moll model [ 13. Although the SPICE generated BJT model is generally quite sophisticated, it does not model breakdown of any kind. The three major types of breakdown, or failure, observed in BJTs are modeled in this work. These are reverse breakdown of the baseemitter junction; avalanche breakdown between the collector and emitter regions; and reverse-bias second breakdown. The models detailed in this work are circuitlevel models and have been realized primarily by the addition of circuit elements to the external nodes of the device and subnetworks used for control purposes. These external additions to the BJT model and concepts applied have general applicability to all circuits.
The authors have been unable to discover any reference to the circuit-level modeling of second breakdown. Attempts have been made to model avalanche breakdown 121, although these fail to take into account the interdependence of the two junctions.
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Often the loci of second breakdown are preceded by those of collector-emitter avalanche breakdown. For this reason, any authentic circuit-level model for second breakdown must also include an avalanche breakdown model.
Collector-emitter and emitter-base breakdown are modeled by the addition of external elements to the BJT model. The values of these components were determined empirically from curve tracer data. It should be noted that, even while these elements are actively influencing circuit operation, the SPICE BJT model remains in effect. Consequently, the additional elements used to model breakdown do not replace the SPICE BJT model, but augment it; a s breakdown becomes more pronounced, the avalanche circuitry begins to dominate. The avalanche breakdown circuitry is shown in the lower left-hand circuit of figure 1. When prespecified breakdown voltages are exceeded, the current is allowed to increase at a rate determined by a resistive term, empirically matched to the actual breakdown curves. The model used in this work does not allow the current to increase indefinitely, and no convergence problems have been encountered with this part of the model.
Collector-emitter breakdown is modeled by resistor RCE, voltage source VCEO and diode D1, connected between the collector and emitter nodes of the transistor. When collector-emitter breakdown occurs, the network contributes additional forward collector current. Under most operating conditions, the collectoremitter voltage, VCE, is constrained by the collectoremitter breakdown curve, measured with the base opencircuited, that is, the BVCEO curve. The point on the BVCEO curve where the collector current begins to increase significantly beyond its leakage current value was chosen as the value of VCEO. Reverse emitter-base breakdown is modeled in an analogous manner by the resistor REB, voltage source VEBO and the diode Dz.
e second breakdown model must perform two main functions. The first is a diagnostic function (implemented by the diagnostic circuit); i.e., the model should recognize certain device currents and voltages, which in an actual device would be a prelude to second breakdown. When these currents and voltages occur, the diagnostic circuitry should activate the second breakdown model. The second function of the model is to mimic the behavior of an actual device entering second breakdown (referred to as the second breakdown model).
The model must also remain active, once triggered, even after device currents and voltages have changed from their activating values, so that a rudimentary memory is required. The Diagnostic Circuit: Before any diagnostic circuit can be implemented, second breakdown criteria must be established, i.e., the model must know what behavior constitutes breakdown. Reverse bias second breakdown is only completely defined by a relatively large parameter set, that is, forward and reverse base currents, collector current, collector-emitter breakdown voltage (BVCEO), and the rate of fall of collector current (which is partially a function of the external collector inductance). The point a t which a device enters second breakdown is determined by all of the above and also varies with device type.
A high fidelity model would require complete specification of all the second breakdown parameters. However, the model should have general applicability, i.e., it should not be necessary to perform an exorbitant set of measurements in order to obtain a simulation. With this consideration, the governing parameters were chosen to be collector current, IC, and collector-emitter voltage, VCE. The model may be easily expanded to include additional control parameters. The values of IC and VCE were obtained from a parameter space, established using a reverse bias safe operating area, RBSOA, tester [3], a t drive levels corresponding to the desired simulation. In order to avoid problems with a n "exact equality," the second breakdown model is activated if IC and VCE fall within certain valuewindows.
The approach used in the development of the diagnostic circuit was to design a simple logic circuit &h rudimentary memory, that is, a circuit that would cause the level of a n activating signal to change and remain changed. A multiple-input NAND gate was c h s e n as the first logic element. Figure 1 shows the complete diagnostic and second breakdown circuit; the NAND gate is the lower part of the upper circuit. The output of this gate (the collector terminal) remains high unless the voltages a t the cathodes of all four diodes, which constitute the control inputs, go high.
The four controlling inputs are related to IC and VCE. It was determined that the most straightforward method to detect IC and VCE entering a prescribed value window was to employ a "greater-than'' and a "lessthan" constraint for each. These are implemented by means of four dependent sources connected directly to the inputs. The value of each source is determined by a two-dimensional relationship between a source of constant value and either IC or VCE. There are four voltage sources of constant value, which designate the four threshold values. The voltage thresholds (VCE) correspond directly to the voltage of the sources; the IC thresholds in mA equal the voltage of the respective sources in volts; i.e., a threshold voltage of 40 V corresponds to a collector current of 40 mA. Greater accuracy was obtained by selecting the threshold value of current in milliamperes rather than in amperes.
The positive voltages required to trigger the NAND gate are realized by setting the value of the dependent sources equal to VCE or Ic*lOOO, less the threshold voltage for the "greater-than'' constraints; and the threshold voltage less VCE or Ic*lOOO, for the "less-than'' constraints. (Multiplication by 1000 converts IC into mA.)
When the VCE and IC constraints are satisfied, the logic level of the NAND gate changes. If the NAND gate output signal were directly to actuate the model, the transistor would go into second breakdown, resulting in dramatic changes in VCE and IC; these would no longer satisfy the constraints and the output of the NAND gate would go high, deactivating the second breakdown model. This is clearly undesirable and must not be permitted; once triggered, the second breakdown model should remain in operation indefinitely. This requires a rudimentary memory, which is implemented by a monostable multivibrator. Once triggered, this circuit remains activated for a preset time period. If this period is large compared to the interval of simulation, then the monostable may be considered as being activated indefinitely, which is the form of response required of the actuating element. The circuit schematic of the monostable is shown in figure 1 and is the upper part of ' the upper circuit.
The second breakdown model is designed to operate with a n actuating signal of 1 V, representing normal circuit behavior, or 0 V, representing second breakdown. By choosing this signal to be the collector potential of Q3, a high voltage is obtained, except when the circuit is triggered, resulting in a voltage close to 0 V. Hence the quasi-stable state (when the monostable is triggered) is equated with second breakdown; selecting CM1 and RM2 to be 1 mF and 60 kR, respectively, activates this state for some 40 seconds, which is more than adequate for the times of simulation being used. In order for these voltages to approach more closely the ideal values of 1 and 0, VCC was chosen to be 100.4 V and a potential divider network incorporating RM5 and RM6 used. Taking the final actuating signal from the RM5/RM6 node results in voltage values within two decimal places of 1 and 0.
Since the output of the NAND gate cannot assume voltages less than 0 V, the output of the gate is connected to the trigger of the monostable by way of an RC differentiator (CQ1 and RQ3), as shown in figure 1. This converts the transition from high to low, into the required negative voltage.
d Breakdown Mod& The second breakdown model consists of a dependent voltage source, ESEC, in series with a diode. This model, with the avalanche breakdown model included, is shown in figure 1 in the lower left-hand circuit. The value of ESEC is determined by a two-dimensional relationship between VCE [V(2,0)] and the final actuating signal from the monostable circuit, V( 127,O). The polynomial coefficients associated with the source ESEC cause i t to assume the value: ESEC = Under normal circuit conditions, V(127,O) is 1 V, so that ESET is equal to VCE. This results in the voltage across DSEC (also in the lower left-hand circuit) being close to zero; consequently, no current flows through this circuit branch and the model in no way influences circuit behavior. When VCE and ICE enter their prescribed value windows, the monostable is triggered and V(127,O) falls to about 0 V. This sets the value of ESEC close to 0 V, where it will remain indefinitely. VCE is held a t the anode-cathode voltage of the diode, which is typically less than one volt. IC is unconstrained by the model.
In order to permit greater ease of use, the complete avalanche, diagnostic and second breakdown circuits were written as a subcircuit. The numbers assigned to each node in a subcircuit are local to that subcircuit. This permits the subcircuit listing to be inserted immediately preceding the .END statement of the main SPICE listing. The subcircuit requires access to the corresponding VCE and I C of each transistor to be modeled. Access to VcE is assured by defining and referencing the subcircuit by a set of nodes that includes the collector and emitter nodes. In order to acces8 vCE*v( 127 $0).
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collector currents the subcircuit cannot simply refer to a designated collector current monitor in the main circuit listing, as there may be several of these, corresponding to each transistor. The subcircuit monitors the collector currents by inserting its own current monitors. In order to accomplish this an open-circuit must be specified in the main SPICE listing, immediately adjacent to the collector node, i.e., the circuit element that would normally connect to the collector node terminates in an open-circuit, which is designated by the unique node number, NS. The subcircuit is defined as SECBRK and is invoked for each BJT in the main circuit by means of a subcircuit calling statement, which has the general form: X------NS NC NB NE SECBRK. The calling statement must begin with the letter X; NC, NB and NE are the collector, emitter and base node numbers, respectively, corresponding to a BJT in the main circuit. Electrically nodes NS and NC are identical; the subcircuit inserts a 0 V DC source between these nodes (designated VQ1 in the subcircuit), which SPICE uses to monitor the collector currents and to electrically complete the circuit. Apart from the specification of these open-circuits, the SPICE code representing the circuit to be investigated is written without consideration for the breakdown model. A separate calling statement is required for each BJT in the main circuit. These calling statements are the only reference to the subcircuit contained within the main SPICE listing. The circuit used to evaluate the performance of the various second breakdown models consists of the transistor under test, TUT, in the common emitter configuration, with a series inductor-resistor combination as the load. The circuit excitation is established using a piecewise linear voltage source in series with a resistor. The form of this voltage source was chosen to provide a specific positive voltage beginning a time, t = 0, changing to a negative voltage at t = 5 @ A specific forward or reverse base current is obtained by adjustment of the amplitudes of the forward and reverse voltage pulses and the series resistor. Forcing the positive voltage to assume a constant value at t = 0, ensures that the inductor is initially in a steadystate energized condition.
Empirical measurements and simulations are based on the 2N6551 device. The 2N6551 is a generalpurpose, medium-voltage (BVcEO>lOO V), mediumpower device. A complete characterization of this transistor was performed over a logarithmic range of forward and reverse base currents, from 1 mA to 100 m A.
At the lower levels of base current safe turn-off was observed, an example of which is shown in figure 2 . The forward and reverse base drives were 6 mA and 1 mA respectively.
As the base stress level is increased the device is no longer able to turn off safely. Type B breakdown [4] is typically observed in this situation. Figure 3 shows an example of type B breakdown, for which the forward and reverse base drives were 4 mA and 2 mA, respectively. IC falls from its initial value of 640 mA to a second breakdown value of 470 mA, while VCE increases to BVCEO, where it remains constant until breakdown. Prior to breakdown, the VCE and ICE curves are reminiscent of safe turn-off and indeed, the device appears to be turning off safely. Figure 3 . Example of type B breakdown. The forward and reverse base drives were 4 mA and 2 mA, respectively. The scales are VCE (lower curve), 50 V, and IC, 100 mA; the horizontal scale is 500 nS; all per large division.
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Results of the Simulations
The effectiveness of the breakdown models may best be illustrated by a series of simulations, involving successively increasing levels of model sophistication. The utility of each level of breakdown model will be demonstrated by examining its ability authentically to model and predict safe turn-off and type B breakdown.
The lowest level of model sophistication involves only the library BJT model contained within SPICE. The next higher level of model includes both the SPICE BJT model and the avalanche breakdown model. The highest level of model sophistication is the complete second breakdown model, which contains both of the lower order models.
The SPICE BJT Model Figure 4 shows VCE and IC obtained for a base drive of 6 mA forward and 1 mA reverse current. As is the case for all of the simulated results contained in this work, reverse base current begins to flow at a time which is within several nS of 5 pS. During turn-off, IC falls linearly from its initial value of 693 mA, while VCE reaches a peak of approximately 280 V, several pS into turn-off.
The drive levels used to generate figure 4 correspond directly to those used experimentally to obtain figure 2. This permits a direct comparison between the two figures; as can be seen, although the forms of IC are similar, those of VCE are not. The magnitude of VCE, in the simulated result, is almost twice that observed empirically ( greater than twice the value of BVCEO); it also does not exhibit a trapezoidal form. This implies that the SPICE BJT model (the higher order version, not merely the default model) is ineffective for accurately modeling safe turn-off in this type of circuit. . SPICE generated safe turn-off, using the library BJT model. VCE is the pulsed shaped curve. The forward and reverse base currents were 6 mA and 1 mA, respectively.
The Aumented SP ICE Modd The augmented model includes the additional avalanche and junction breakdown circuitry, in addition to the BJT library model contained within SPICE. Figure 5 shows VCE and IC obtained for a base drive of 6 mA forward and 1 mA reverse current; this corresponds to the empirically obtained safe turn-off curves of figure 2. VCE is now effectively constrained by the current dependent BVCEO curve, i.e., the avalanche circuitry. The simulated curves compare favorably to the equivalent experimental results shown in figure 2. This has been found to be generally true of other simulated safe turn-off curves and consequently, the augmented SPICE model is considered adequate to model safe turnoff authentically.
Prior to actual second breakdown, both IC and VCE resemble safe turn-off. The second breakdown curves follow the locus of safe turn-off until breakdown occurs, which depends upon the levels of drive stress. Type B breakdown occurs after VCE has plateaued, since the augmented SPICE model accurately models safe turn-off, i t may be used to predict the form of VCE and IC prior to breakdown. Indeed, accurate modeling of events prior to second breakdown by the augmented model is essential for correct operation of the second breakdown model; otherwise the second breakdown model may never encounter the activation values of VCE and IC, in which case the model would not be activated and breakdown would not be predicted.
The Second Breakdown Model Figure 6 shows VCE and IC, corresponding to 4 mA forward and 2 mA reverse base current. These curves were generated using identical drives a s those used to produce the experimental curves of figure 3, permitting a direct comparison between the two. Under these conditions type B breakdown was observed to occur at vCE=132 v and Ic=470 mA. The VCE-IC activation window was chosen to be 128 V<Vc~<136 v and 455 mA<Ic<485 mA. Using this data, SPICE predicts second breakdown at approximately 1.5 pS after turn-off begins (this is indicated by the rapid fall in VCE at about 6.5 @I, as shown in figure 6 . The values of VCE and IC, a t breakdown, are 128.6 V and 484.5 mA, respectively. The second breakdown model has also demonstrated the ability to accurately simulate type C 141 breakdown, which is usually associated with higher levels of drive stress. Comparisons between the predicted and experimental results after second breakdown, is not meaningful inasmuch a s the collector current is crowbarred in the experimental test arrangement, while being determined by external circuitry in the simulations. Figure 5 . SPICE generated safe turn-off, using the library BJT model, augmented by the avalanche breakdown model. VCE is the pulsed shaped curve. The forward and reverse base currents were 6 m A and 1 mA, respectively.
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This work clearly demonstrates the failure of SPICE to predict correctly voltages and currents associated with the transient response of circuits containing both inductive energy storage elements and bipolar transistors, without important additions to the library models.
Considerable improvement in the simulations is obtained with only the addition of the avalanche breakdown circuitry. If excessive reverse base-emitter voltages are avoided, the augmented or avalanche BJT model requires the specification of only two parameters: BVCEO and RCE. Inclusion or specification of these two elements is sufficient to limit the collector-emitter voltage to reasonable values. The augmented BJT model accurately models safe turn-off and the events prior to second breakdown, which SPICE alone cannot do. The second breakdown model has been shown to operate correctly and to model this event authentically.
The second breakdown model is activated when prespecified values of VCE and IC are encountered, consequently the model is as accurate as these empirical data points. The switching curves obtained for the 2N6551 device (and indeed any device), show some variation from one device to the next. The variance of the experimental data and curves, implies that a similar variance is to be expected in the simulated results. This variance is inherent to measured second breakdown and therefore should be considered inherent to the simulations.
Although it might be possible to predict second breakdown from observation of IC and VCE alone, the complete model allows the effects on a circuit to be examined following the appearance of second breakdown in any one device. In this manner, second order events, such as failure of a device in response to failure of another device may be predicted; such a prediction could probably not be made on the basis of current and voltage observations alone. However, it is essential to note that any circuit modeling requires prespecification of second breakdown values and windows before any predictions can be obtained; that is, an experimental parameter space must be obtained for every type of transistor in a circuit before effective transient circuit modeling can be performed. Variations in experimental results may be averaged, particularly if these are small. 400-54, April 1979. Figure 6 . SPICE generated type B breakdown. VCE is the pulsed shaped curve. The forward and reverse base currents were 4 mA and 2 mA, respectively.
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